The Saarbr ucken Parallel Random Access Machine (SB-PRAM) is a scalable shared memory machine. At the gate level it is a re-engineered version of the Fluent machine A. G. Ranade, S. N. Bhatt and S. L. Johnson. The Fluent Abstract Machine. In Proc. 5th MIT Conference on Advanced Research in VLSI, pp. 71{93 (1988)]. It uses hashing of adresses, combining and latency hiding. A prototype with 128 processors is presently being designed. In this paper we deal with several problems related to the physical design of this machine such as the total number of network chips, the geometrical arrangement of boards in the network and the VLSI realization of certain sorting arrays. We also present an extremely fast method to rehash addresses without use of external memory.
Introduction
Parallel machines are nowadays classi ed as multi-computers and multi-processors. In multi-computers, processors exchange data by explicit message passing. In multi-processors, all processors have access to a shared address space. This leads to a more comfortable programming model.
Hardware architectures for both classes do not show much di erence. Main stream realizations of scalable shared memory processors tend to have local memories as well as large caches. Transport of cache lines between processors and cache coherence protocols can be viewed as very sophisticated automated message passing protocols. Examples are the Stanford DASH multi-processor 15] and the ALLIANT FX/ 8 19] . They deal in no way with the problems of hot spots (multiple processors accessing one memory cell), module congestion or highly non-local access patterns. A consequence of this implementation is a large variation of the memory access time depending on the access patterns of the processors.
Parallel machines which support both the programming model and the uniform timing behaviour of a shared memory are called PRAMs (Parallel Random Access Machine) in the theoretical literature. The problem of simulating PRAMs on processor networks has been studied in depth 10, 17, 20, 24] .
A re-engineered version of Ranade's Fluent machine construction 20, 21] was proven in 2] to be cost-e ective at the gate level, even in comparison with multi-computers. This motivated the present e ort to design and construct a prototype, called the SB- PRAM 1] . The prototype will have 128 processors. The current designs assume a clock speed of 7 Mhz for processors and 28 Mhz for network nodes. This results in a peak performance of 900 MIPS and MFLOPS.
We will focus in this paper on di culties that occur in the physical design of the SB-PRAM. In section 2 we give a brief overview of Ranade's Fluent Machine and its re-engineered version. In sections 3 to 5 we deal with realizations of fast sorting arrays, butter y networks, and with rehashing the address space without using secondary storage devices. 2 The Fluent Machine { Re-engineered
PRAM Emulations
The PRAM model was introduced by Fortune and Wyllie 9] . In a PRAM, N processors work synchronously on a shared memory with unit memory access time. The access time is independent of the access pattern. The PRAM model is widely used to study parallel algorithms. Several variants exist, depending on whether concurrent access to a memory cell is allowed. In the CRCW (Concurrent Read Concurrent Write) PRAM an arbitrary number of processors can access a shared memory cell. There are several possibilities to resolve write con icts. We consider the strongest model, where the priorities of the processors are linearly ordered. In the case of concurrent write, the processor with the highest priority wins (priority CRCW PRAM). However, a shared memory with unit access time seems unrealistic with current technology. A lot of work has been done to emulate a PRAM on a processor network. Such a network consists of N processors, memory modules and an interconnection network.
PRAM emulations follow some general principles. First, the shared address space has to be distributed among the memory modules. The distribution has to be done in such a way that memory access requests are distributed almost evenly among the memory modules, no matter what the access pattern might be. If all accessed memory addresses are distinct, then a randomized solution to this is universal hashing, introduced by Wegman and Carter 6] and rst used in PRAM emulations by Mehlhorn and Vishkin 17] .
In order to access memory, requests are sent via the network to the appropriate memory modules, in case of read requests answers are sent back. Hot spots could appear if several processors concurrently access the same memory cell. This situation is handled by using a combining network, where multiple such requests are merged into one. Although routing in a combining network takes more e ort, this pays o already for small numbers of concurrent accesses, because combining in software results in a large overhead 11].
A good example for an emulation is the Fluent Machine.
Fluent Machine Principles
Ranade's Fluent Machine 20, 21] uses a butter y network with N = (n + 1)2 n switches, processors and memory modules. The links are bidirectional. A butter y network with n+1 columns or stages is de ned as a graph G = (V; E) with V = f0; : : :; ng f0; : : :; 2 n ? 1g. For 0 i < n, Node (i; x) is connected to nodes (i + 1; x) and (i + 1; x 2 i ). Here, a b denotes an integer with a binary representation obtained by bitwise exclusive or of the binary representation of integers a and b. We call the nodes (0; x); : : :; (n; x) a row, and the nodes (i; 0); : : :; (i; 2 n ? 1) a column or stage. The shared address space has size m. The distribution of addresses to modules is done by a function of the form
a i x i mod P mod N : (1) P is a prime larger than m, a particular function is chosen randomly by choosing coe cients a i between 0 and P ? 1. As each function distributes only very few access patterns in a way that one module gets overcrowded by requests, the chosen hash function will distribute memory tra c well for a given application program with very high probability. The routing of requests from processors to memory modules and back is done in 6 phases as shown in gure 1, taken from 21]. At the beginning of phase 1, all processors inject their requests into the network. Requests consist of address and hashed address of the cell to be accessed, of the access type (read or write) and of a data word in case of a write. During phase 1, all requests or packets in a row are shifted to the end of the row and sorted by their hashed address. During phase 2, each request is routed to its destination row. In phase 3, the requests are shifted to their destination columns where memory access takes place. In the last three phases, each request traverses its path in reverse direction and returns to the processor that initiated the request.
During phase 2, the requests are kept sorted. If both input bu ers of a routing switch contain packets, the one with the smaller hashed address proceeds. If both addresses are identical, the two packets are combined into one 1 . The sorted order guarantees that all packets destined for the same address will meet and be combined into one. The idea of sorting could introduce additional waiting times. Consider gure 2 which is taken from 21]. Switch B cannot transmit the request it holds, because a request with destination smaller than 25 arriving on the upper input would destroy the sorted order. However, if all requests handled by switch A take the upper output, switch B would not get any further information and request 25 would be stuck.
To avoid this, each switch that transmits a request to one output sends a GHOST message along the other output. The GHOST carries the same address but has a special type GHOST and no data. In gure 2, a GHOST with address 35 sent by switch A would ensure that packet 25 could be sent, because future messages along the upper input all must have addresses larger than 35 due to the sorted order.
The functionality of the switches is presented here in detail because it can be used to reduce network complexity (see section 4.1).
In phases 4 to 6, no routing decisions are made. The decisions of phases 1 to 3 are recorded in \direction queues" in each switch and are used to control the behaviour of the switch in the remaining phases. 
Re-engineering the Fluent Machine
A drawback of Ranade's design is that processors are idle most of the time. In order to change this, it would be necessary to pipeline the 6 routing phases. It is not necessary to build six butter y networks, because only in phases 2 and 5 the butter y network is used.
In phases 1 and 6, the rows are sorted, in phases 3 and 4, rows are shifted. We therefore will use two butter y networks to realize phases 2 and 5, use linear sorting arrays 14] for phases 1 and 6, and use 2 n modules with multiple banks to omit phases 3 and 4. A more detailed description of the changes made can be found in 2].
We realize the processors of one row by one physical processor that runs cn virtual processors in a pipeline. We obtain a total of p = 2 n physical processors and N = cnp virtual processors. Each virtual processor has its own register set in hardware. The instruction set is similar to that of the Berkeley RISC processor 18], each instruction takes the same amount of time. The pipeline depth of the physical processor is adjusted to the delay of a read request. Thus the memory access latency is hidden from the user. With the help of the delayed load technique Also the hash function is changed. Evaluation of a polynomial of degree O(log m) is slow and expensive in terms of hardware. We will use a linear function of the form h(x) = ax mod m.
The upper n bits of h denote the module, lower bits de ne the local address within the 2 The answer to a load instruction is assumed to be available in the next but one instruction.
module. Simulations show that performance with this simple function is su cient 8] and the constant c can be bounded by 3. As our processor has a load/store architecture 3 we can use one multiplier for both multiply instructions and for hashing. This signi cantly reduces the amount of extra hardware needed for hashing. Also h is bijective, so no secondary hashing is necessary.
In 2] some of the authors investigated cost and speed of the two designs in a formal framework. The basic idea is to describe designs at the gate level, and to evaluate their cost and speed as gate equivalents and gate delays. It turned out that the re-engineered design was slightly cheaper in terms of hardware and 5:5 times faster than the original Fluent Machine. As both machines have identical processors and instruction sets, this comparison is independent of a particular benchmark.
Sorting in Linear Arrays
To realize phase 1 of the routing algorithm, we need to sort the requests sent by a processor, before sending them to the butter y network for phase 2. The requests arrive sequentially and they have to be sent sequentially into phase 2. Our goal is to realize the sort with a cheap sorting device as fast as possible. The device shall be built of elements that can store two requests and can make one comparison per cycle. Assuming that t requests arrive per round to sort, the fastest we can achieve is to sort in time 2t, which means that the rst output appears immediately after the last input has arrived.
The problem of sorting items that arrive sequentially has been investigated before. Leighton gives a simple algorithm that uses t sorting elements bi-directionally connected as a onedimensional array 14, p. 5 ]. Data items enter and leave the array at the leftmost element of the array. The algorithm works in 3 phases. In the rst phase, each element accepts an item coming from its left neighbour, and either stores the item or compares it to the item that is currently held. The larger one proceeds to the right, the smaller one is stored. At the end of this phase, the array contains the items in sorted order. The second phase consists of informing all elements about the end of input by sending a tag from element 0. In the third phase, the items leave the array in sorted order. The phases can be partly overlapped. The tag of the second phase can be attached to the last entering item. When this item reaches its position in the sorted sequence, the tag proceeds alone. Each element starts to send items to the left as soon as the tag has passed. Hence, the rst item leaves the array immediately after the last item entered the array. Subsequent items leave the array every other cycle, because the tag needs i steps to reach element i and the item stored there needs i steps to leave the array at element 0. The algorithm runs in 3t cycles: t until the last item enters the array and 2t until all items have left the array.
We use a method from 3] to improve the runtime of the algorithm. We use a global control wire to inform all elements of the device after t cycles simultaneously about the end of 3 Memory access only happens in load and store instructions, compute instructions only use registers.
input
to compare items. Smaller ones proceed further to the left, larger ones are kept until they reach their position. The runtime of the algorithm is reduced to 2t.
In order to have the algorithm perform combining, we extend the rst element such that it holds each item for one extra cycle before it leaves the array. In the next cycle this item is compared with the next one to follow. If the items are identical, the rst one is erased. This only extends the rst array element by some control logic, a register and a comparator unit.
In order to realize the reverse sorting of phase 6, we extend the rst array element by a counter that adds a tag to each item as it enters. The tag speci es the item's position in the input stream. When the sorted sequence leaves the array, the tags are stored in a FIFO queue. To realize phase 6, we use a second sorting array. Answers coming from the network are given a tag from the FIFO queue and then are sorted by the tags.
Both extensions work for arbitrary sorting devices with sequential input and output.
While we need 2t cycles to sort t items, we are still able to sort pieces of length t of a continuous stream of requests with one sorting array. In cycle 2t ? i, where 1 i t, only the rst i elements of the sorting array are still occupied. This means that after t cycles, we can start to feed another piece of t items at element t ? 1 into the array and reverse the directions in the algorithm. In general, we use elements 0 and t ? 1 alternately to feed t items into the array.
Reduction of Network Complexity
Network design is always di cult, because network latency is of crucial importance for the machine performance. The main problems are how to map network nodes onto network chips, how to place these chips onto printed circuit boards (PCB's) and how to arrange these boards such that wiring between them allows one to use standard connector and rack/cabinet technology.
Reducing Chip Count
The network will be built out of semi-custom chips designed in sea-of-gates technology. On each chip we realize a u-stage butter y network with u2 u?1 nodes and 2 u input and output links. Assume we have a xed pin count of W pins on each chip. In order to reach a link width of w bW=4c, we have to choose u such that 2 u+1 w W, hence u log(W=w) ? 1 (bW=4c is the maximum possible link width because a single butter y node already has 2 inputs and outputs). If we want to reach a xed number of stages u, we have to choose w such that 2 u+1 w W, hence w W=2 u+1 . We will use a method from 7] that, starting from a given mapping of the above type, will increase the number of nodes per chip by a factor of two without changing pin count or reducing link widths. Furthermore, the new network built of those chips still is a butter y network.
Consider again a network node. As described in section 2, only one packet is selected and transmitted at each cycle. On the other outgoing link of the node, a GHOST packet is transmitted, that is identical to the original packet except for the type. This leads to an implementation of a node as shown in gure 3. The central multiplexer CMUX selects one packet, the multiplexers on the outgoing links serve to replace the original request type by GHOST on one side. The right part of the gure shows the node for phase 5. The dashed line in the middle of the gure shows that we can make a cut through each node that has essentially the width of one link (plus one or two control signals). For our prototype, the network chips will be heavily restricted by pin count. Links in the prototype have a width of w = 104 bits 1], gate arrays we can a ord are restricted to W = 220 pins. We see that we must already send a packet in two pieces in order to be able to implement four links on a chip. The rst piece contains the address and the access mode, the second piece contains the data. Because we do not want to slow down our network further, we take u = 1. We implement a 2-stage butter y network on one chip, but take only upper (lower) half nodes for the rst (last) stage.
The chips still remain connected as a butter y network 7].
Arranging Network Boards in Three-dimensional Space
Although butter y networks have nice properties when viewed as graphs, they are hard to arrange physically. Vit anyi proves that the average wire length in a butter y network cannot be a constant even under relaxed conditions (nodes have unit volume and arbitrary shape, wires have zero volume) 25]. Moreover, an obvious implementation leads to wiring that is not regular and therefore not suited for an implementation with standard components.
Wise and Knight propose solutions by embedding butter y networks on printed circuit boards in three-dimensional space. Wise proposes to cut a u-stage butter y network in two parts after u=2 stages 26] . Each part decomposes into 2 u=2 butter ies with u=2 stages each.
These smaller butter ies form a complete bipartite graph. Assuming that each (u=2)-stage butter y network ts on one board, the boards can be arranged as shown in gure 5.
Knight proposes to switch to a topologically equivalent network where wiring between all stages is identical 13]. Assume that one stage of nodes plus wiring to the next stage ts onto one board. He connects boards vertically with special connectors and uses a stack of boards to implement the network. : : :
. . . Theorem 1 We can number the butter ies of each part from (1; 1) to (2 u=3 ; 2 u=3 ) such that butter y (i; j) of part one only is connected to butter ies (k; j) of part two for all k in f1; : : :; 2 u=3 g, and that butter y (i; j) of part two only is connected to butter ies (i; k) of part three for all k in f1; : : :; 2 u=3 g.
A proof of Theorem 1 can be found in 11].
The above numbering motivates an arrangement as shown in gure 6 for u = 6. To make the arrangement symmetric, parts one and three have been split into two halves each. Assume that a (u=3)-stage butter y network ts onto one board. The boards of each part are arranged in a square, the squares are arranged in a manner that all wiring between boards is horizontal or vertical. Two example wirings are shown in gure 6.
Note that similar arrangements can be made if u is not a multiple of 3. If u = 3u 0 ? 1 then boards in part three house two (u 0 ? 1)-stage butter ies, whereas boards in parts one and two house u 0 -stage butter ies. If u = 3u 0 ? 2 then boards in parts one and three house two (u 0 ? 1)-stage butter ies.
With this method, we are able to use standard technology to put boards into racks and staple racks into cabinets. If links are narrow, then they can leave the boards via connectors to the backplane, the wiring can be made on the rear side of the cabinet. If links are wide, then links can leave boards via connectors at the front of the cabinet. The links form wiring channels between the boards. However, boards still can be removed easily, and cooling and power supply do not collide with wires. For our prototype, we have to implement an 8-stage butter y network. With the method described in the previous subsection, this reduces to a 7-stage butter y network of chips. The network boards in parts one and three contain two 2-stage butter ies (8 network chips), the boards in part two contain a 3-stage butter y (12 chips). In each part there are 16 boards.
Rehashing
Hash functions normally distribute memory access requests well among the memory modules. If however some memory module is requested much more than the others, latency increases, in the worst case to a time linear in the number of processors. Then it is necessary to choose a new hash function for this particular application. A solution is to interrrupt execution of the application, choose a new hash function h 0 , redistribute data according to h 0 and continue with the application. This is called rehashing. Lipton and Naughton show in 16] how to construct cases where rehashing is needed.
There might be cases where rehashing does not pay o , e.g. when an application will nish shortly after detection. Then it might be better to nish with the old hash function. The exact bounds when to invoke rehashing depend on the particular implementation and application. They can be examined when the prototype is available.
Rehashing looks like a simple task if each of the p physical processors has access to secondary storage (such as disks) of size m=p. Each virtual processor reads m=N words from the shared memory (using the old hash function h) and stores them locally. Now we have a backup of the complete shared memory. The hash function is switched to h 0 and each processor writes its data back to shared memory. This solution runs asymptotically in optimal time O(m=p). Unfortunately the hidden constant factor is large because disks are slow compared to processor speed. Furthermore, using additional space of size m is a waste. We show how to detect the necessity to rehash and how to rehash fast without using secondary storage.
Detection
The necessity to rehash can be detected by counting the fraction of stalled cycles in the last x cycles. If this fraction gets larger than a certain user-de ned threshold 1=t, then rehashing is initiated. This detection can be done by maintaining two counters CO ST and CO TO for the number of stalled and the number of total cycles, and a register R for storing t. In the beginning, both counters are set to zero. If CO TO reaches x, we want to check whether CO ST CO TO > 1 t :
To do this, we multiply CO ST with t and subtract CO TO from it. If the result is positive, we initiate rehashing. Afterwards, the counters are set to zero again.
This allows the user to de ne a threshold in a wide range, and detection can be made without oating point operations or divisions. The value of t might depend on the application.
Typical values have to be gured out after completion of the prototype.
Fast Execution
We assume that both the old and new hash function h and h 0 bijectively map addresses to cells. Then the redistribution of data can be viewed as a permutation of the addresses while h is still used. After rehashing, address x will be mapped to cell y = h 0 (x). But before rehashing, address h ?1 (y) is mapped onto cell y. Hence = h ?1 h 0 . Permuting a set of data items without additional storage is normally done by splitting the permutation into its cycles and permuting cycles one by one. If we want to do this in parallel we face two problems: extracting the cycle structure from , and scheduling the cycles among processors such that work is evenly distributed. We solve these problems for the case that h and h 0 both are linear functions.
Let h(x) = ax mod m and h 0 (x) = a 0 x mod m where a and a 0 are relatively prime to m. In Z=mZ, the numbers relatively prime to m form a multiplicative group, the group of units 22, p. 119]. It follows that a and a 0 can be inverted and that h and h 0 are bijective. Then (x) = h ?1 (h 0 (x)) = a ?1 a 0 x mod m. As a and a 0 are units, b = a ?1 a 0 mod m also is a unit and (x) = bx mod m is bijective. We investigate m = 2 u . The group of units here is the set of odd numbers between 1 and m ? 1. For x in f0; : : :; m ? 1g we de ne j(x) = maxfkjx can be divided by 2 k g. Then every x in f0; : : :; m ? 1g has a unique representation x = 2 j(x) x 0 where 0 j < u and x 0 < m=2 j(x) is odd. We can now partition the set U(m) = f0; : : :; m ? 1g into sets U k (m) = fx 2 U(m)jj(x) = kg = fx 2 U(m)jx = 2 k x 0 and x 0 < m=2 k oddg :
We apply to an address x in U k (m). (x) = bx mod m = b2 k x 0 mod m. As b and x 0 are units,x = bx 0 mod m=2 k also is a unit and 2 kx mod m = 2 k (bx 0 ? rm=2 k ) mod m (for some r) = (x). Hence (x) is an element of U k (m), too. We conclude that each cycle of is contained completely in one of the U k (m). Furthermore k (x) = x=2 k is a bijection from U k (m) to U 0 (m=2 k ), k (x 0 ) = bx 0 mod m=2 k is a permutation on U 0 (m=2 k ) and for x 2 U k (m) we have (x) = ?1 k ( k ( k (x))). We therefore restrict our attention to the problem of permuting odd numbers (U 0 (m=2 k )) and then apply this method by using ?1 k to permute U k (m). 
